>
Course Unit Title | Course Unit Code | Type of Course Unit | Level of Course Unit | Year of Study | Semester | ECTS Credits |
---|---|---|---|---|---|---|
Advanced Digital Design | MEH619 | Elective | Doctorate degree | 1 | Fall | 8 |
Prof. Dr. Ali TANGEL
Associate Prof. Dr. Anıl ÇELEBİ
1) Understanding of programmable integrated circuit's architecture
2) To be able to design digital building blocks by using Verilog HDL
3) To be able to test digital systems
4) To be able to synthesize digital systems
5) To be able to understand the design flow from algorithm to hardware architecture
6) To be able to test digital systems on the FPGA development boards
Program Competencies | ||||||||
1 | 2 | 3 | 4 | 5 | 6 | 7 | ||
Learning Outcomes | ||||||||
1 | Low | No relation | No relation | No relation | No relation | No relation | No relation | |
2 | No relation | No relation | No relation | No relation | No relation | No relation | No relation | |
3 | No relation | No relation | No relation | No relation | No relation | No relation | No relation | |
4 | No relation | No relation | No relation | No relation | No relation | No relation | No relation | |
5 | No relation | No relation | No relation | No relation | No relation | No relation | No relation | |
6 | No relation | No relation | No relation | No relation | No relation | No relation | No relation |
Face to Face
None
Digital Design
Introduction to VLSI Systems Design, Features and architectures of latest FPGAs of leading vendors, Detailed review of Digital Systems Design, Introduction to Verilog Design, Verilog coding of Combinational and Sequential Circuits, Writing a Test Bench, RTL Coding Guidelines, Design Flow for VLSI Systems and Design Methodology, Simulation, Synthesis, Place and Route and Back Annotation, Verilog Coding of Memories and Arithmetic Circuits, Development of Algorithms and Verification using High Level Languages, Architectural Design, VLSI Systems Design for a couple of projects.
1- Digital System Designs and Practices: Using Verilog HDL and FPGAs
Ming Bo Lin
Wiley, ISBN: 978-0-470-82323-1, 2008
2- Advanced Digital Design with Verilog HDL
Michael D. Ciletti
Prentice Hall,ISBN: 0-13-167844-2,2003
3- Digital VLSI Systems Design, S. Ramachandran, Springer, 2007
4- Design Through Vrilog HDL, T. R. Padmanabhan, B. Bala Tripura Sundari, Wiley-IEEE, 2003
5- Embedded Media Processing, David J. Katz and Rick Gentile, Newnes, 2006
6- Verilog Coding for Logic Synthesis, WENG FOOK LEE, Wiley, 2003
7- Verilog Digital System Design, Zainalabedin Navabi, McGraw-Hill, 2006
8- Digital VLSI Systems Design, S. Ramachandran, Springer, 2007
9-
10-
1) Lecture
2) Discussion
3) Demonstration
4) Group Study
5) Problem Solving
Contribution of Semester Studies to Course Grade |
70% |
||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
|||||||||||||||
Contribution of Final Examination to Course Grade |
30% |
||||||||||||||
Total | 100% |
Turkish
Not Required